

Towards THz Transistors & Template Assisted Selective Epitaxy

InAs/InP MOS-HEMTs with f_{τ} > 480 GHz

Template Assisted Selective Epitaxy on InP & Si

Brian Markman

Nanofab Tech Talk

UCSB Department of Electrical and Computer Engineering

September 12th, 2019



Advisor: Prof. Mark Rodwell

Funding: SRC, NSF, DARPA









Towards THz Transistors and Template Assisted Selective Epitaxy

Brian Markman, University of California, Santa Barbara, CA

Abstract: As 5G (25-100GHz) begins to roll out globally, research must shift focus to communication systems beyond 5G (>100 GHz). For communications systems to work efficiently at 100-340 GHz, the transistors that form their foundation must be able to provide gain and low noise figure at those frequencies. Consequently, the transistors must operate beyond 1 THz. However, a highly scaled MOSFET's RF performance is limited by end capacitance while modern HEMTs are limited by high gate leakage and comparatively less capacitive control of the channel. We present a new device that combines an intrinsic MOSFET with HEMT-like access regions operating to and a roadmap to >1 THz. Additionally, template fabrication for template assisted selective epitaxy (TASE) will be discussed as a route towards higher frequency bipolar transistors, integration of III-V on Si, and as a technique to develop laterally oriented heterojunction devices. Challenges in template fabrication, basic growth trends, and design considerations will be discussed.



Biography: Brian Markman graduated in Materials Science and Engineering with a focus on Electronic and Photonic Materials at Pennsylvania State University in 2015. There he worked on improvement of passive light collection for solar cells, organic micro-disk lasers, and chemical vapor deposition of 2D materials. In 2016 he joined the Rodwell High Frequency Electronics group at UCSB where he currently works on THz MOS-HEMTs and Tunnel FETs.







Towards THz Transistors and Template Assisted Selective Epitaxy Brian Markman, University of California, Santa Barbara, CA

Abstract: As 5G (25-100GHz) begins to roll out globally, research must shift focus to communication systems beyond 5G (>100 GHz). For communications systems to work efficiently at 100-340 GHz, the transistors that form their foundation must be able to provide gain and low noise figure at those frequencies. Consequently, the transistors must operate beyond 1 THz. However, a highly scaled MOSFET's RF performance is limited by end capacitance while modern HEMTs are limited by high gate leakage and comparatively less capacitive control of the channel. We present a new device that combines an intrinsic MOSFET with HEMT-like access regions operating to and a roadmap to >1 THz. Additionally, template fabrication for template assisted selective epitaxy (TASE) will be discussed as a route towards higher frequency bipolar transistors, integration of III-V on Si, and as a technique to develop laterally oriented heterojunction devices. Challenges in template fabrication, basic growth trends, and design considerations will be discussed.



Biography: Brian Markman graduated in Materials Science and Engineering with a focus on Electronic and Photonic Materials at Pennsylvania State University in 2015. There he worked on improvement of passive light collection for solar cells, organic micro-disk lasers, and chemical vapor deposition of 2D materials. In 2016 he joined the Rodwell High Frequency Electronics group at UCSB where he currently works on THz MOS-HEMTs and Tunnel FETs.

1. If giving a "Tech-Talk": send a picture or they will **<u>FIND</u>** one







Towards THz Transistors and Template Assisted Selective Epitaxy Brian Markman, University of California, Santa Barbara, CA Abstract: As 5G (25-100GHz) begins to roll out globally, research must shift focus to communication systems beyond 5G (>100 GHz). For communications systems to work efficiently at 100-340 GHz, the transistors that form their foundation must be able to provide gain and low noise figure at those frequencies. Consequently, the transistors must operate beyond 1 THz. However, a highly scaled MOSFET's RF performance is limited by end capacitance while modern HEMTs are limited by high gate leakage and comparatively less capacitive control of the channel. We present a new device that combines an intrinsic MOSFET with HEMT-like access regions operating to and a roadmap to >1 THz. Additionally, template fabrication for template assisted selective epitaxy (TASE) will be discussed as a route towards higher frequency bipolar transistors, integration of III-V on Si, and as a technique to develop laterally oriented heterojunction devices. Challenges in template fabrication, basic growth trends, and design considerations will be discussed.



Biography: Brian Markman graduated in Materials Science and Engineering with a focus on Electronic and Photonic Materials at Pennsylvania State University in 2015. There he worked on improvement of passive light collection for solar cells, organic micro-disk lasers, and chemical vapor deposition of 2D materials. In 2016 he joined the Rodwell High Frequency Electronics group at UCSB where he currently works on THz MOS-HEMTs and Tunnel FETs.

1. If giving a "Tech-Talk": send a picture or they will **<u>FIND</u>** one







Towards THz Transistors and Template Assisted Selective Epitaxy Brian Markman, University of California, Santa Barbara, CA Abstract: As 5G (25-100GHz) begins to roll out globally, research must shift focus to communication systems beyond 5G (>100 GHz). For communications systems to work efficiently at 100-340 GHz, the transistors that form their foundation must be able to provide gain and low noise figure at those frequencies. Consequently, the transistors must operate beyond 1 THz. However, a highly scaled MOSFET's RF performance is limited by end capacitance while modern HEMTs are limited by high gate leakage and comparatively less capacitive control of the channel. We present a new device that combines an intrinsic MOSFET with HEMT-like access regions operating to and a roadmap to >1 THz. Additionally, template fabrication for template assisted selective epitaxy (TASE) will be discussed as a route towards higher frequency bipolar transistors, integration of III-V on Si, and as a technique to develop laterally oriented heterojunction devices. Challenges in template fabrication, basic growth trends, and design considerations will be discussed.



Biography: Brian Markman graduated in Materials Science and Engineering with a focus on Electronic and Photonic Materials at Pennsylvania State University in 2015. There he worked on improvement of passive light collection for solar cells, organic micro-disk lasers, and chemical vapor deposition of 2D materials. In 2016 he joined the Rodwell High Frequency Electronics group at UCSB where he currently works on THz MOS-HEMTs and Tunnel FETs.

- 1. If giving a "Tech-Talk": send a picture or they will **<u>FIND</u>** one
- 2. Parents: don't give kids <18 years old cameras/phones/computers, it can only bite them in the ass







- 1. MOS-HEMT Introduction
 - Beyond 5G Application
 - Design Challenges
 - Proposed InAs/InP MOS-HEMT Design

2. THz Transistor "Pieces"

- Fabrication Process
- High-k Quality
- Modulation Doped Access Regions
- $f_{\tau} = 480 \ GHz$ MOS-HEMT demonstration

3. Template Assisted Selective Epitaxy (TASE) Introduction

- Heterogenous Integration & Heterojunction Turning
- Design Challenges & Fabrication Process

4. TASE Examples

- Homo-epitaxy
- Hetero-epitaxy

5. Conclusions







1. MOS-HEMT Introduction

- Beyond 5G Application
- Design Challenges
- Proposed InAs/InP MOS-HEMT Design

2. THz Transistor "Pieces"

- Fabrication Process
- High-k Quality
- Modulation Doped Access Regions
- $f_{\tau} = 480 \ GHz$ MOS-HEMT demonstration

3. Template Assisted Selective Epitaxy (TASE) Introduction

- Heterogenous Integration & Heterojunction Turning
- Design Challenges & Fabrication Process

4. TASE Examples

- Homo-epitaxy
- Hetero-epitaxy

5. Conclusions





Communications sensing terahertz

8

Motivation – Beyond 5G

Demand for information/connectivity increasing explosively



Reprinted with permission of Mark Rodwell

- Industry currently introducing 5G (28, 38, 57-71, 71-86 GHz)
- Beyond 5G requires 100-340 GHz communication systems
- Wireless for End-User and Backhaul will require higher data rates







Motivation – Beyond 5G

- Industry currently introducing 5G (28, 38, 57-71, 71-86 GHz)
- Beyond 5G requires 100-340 GHz communication systems
- Requires transistors operate "easily" at these frequencies:







Motivation – Beyond 5G

- Industry currently introducing 5G (28, 38, 57-71, 71-86 GHz)
- Beyond 5G requires 100-340 GHz communication systems
- Requires transistors operate "easily" at these frequencies:
 - What is easily?

$$\sim \frac{1}{10} f_{\tau}, f_{max} \rightarrow \underline{\text{NEED GAIN}}$$

 f_{τ} = current gain cutoff frequency f_{max} = power gain cutoff frequency









X. Mei *et al.* IEEE EDL vol. 36, No. 4, 2015.¹¹

Motivation – Beyond 5G

- Industry currently introducing 5G (28, 38, 57-71, 71-86 GHz)
- Beyond 5G requires 100-340 GHz communication systems
- Requires transistors operate "easily" at these frequencies:









Increase f_{τ}

• Ideal: Transit Time

 $f_{\tau} \approx \frac{g_m}{2\pi (C_{gs} + C_{gd})}$

ELECTRICAL AND COMPUTER ENGINEERING





UNIVERSITY OF CALIFORNIA SANTA BARBARA ELECTRICAL AND COMPUTER ENGINEERING



Increase f_{τ}

• Ideal: Transit Time









Increase f_{τ}



• *Reality: Transit + Parasitics*

$$\frac{1}{2\pi f_{\tau}} \approx \frac{(C_{gs} + C_{gd})}{g_m} + \frac{(C_{gs} + C_{gd})}{g_m} \frac{(R_s + R_D)}{R_{DS}} + C_{gd}(R_S + R_D)$$







Increase f_{τ}



• *Reality: Transit + Parasitics*

$$\frac{1}{2\pi f_{\tau}} \approx \frac{\left(C_{gs} + C_{gd}\right)}{g_m} + \frac{\left(C_{gs} + C_{gd}\right)}{g_m} \frac{\left(R_s + R_D\right)}{R_{DS}} + C_{gd}\left(R_S + R_D\right)$$

Increase
$$g_{m,i}$$
 and decrease R_S , R_D and C_{gs} , C_{gd}





Communications sensing terahertz

Increase f_{τ}



Increase $g_{m,i}$ and decrease R_S , R_D and C_{gs} , C_{gd}







How to Increase $g_{m,i}$? Look to Ballistic FET Theory

- Electron travels $S \rightarrow D$ without scattering, can derive IV from E(k)
- High-k roughness/non-epitaxial interface, $L_g < 30nm$
- Independent of $L_g \rightarrow$ except short channel effects





Communications sensing terahertz

How to Increase $g_{m,i}$? Look to Ballistic FET Theory

ELECTRICAL AND COMPUTER ENGINEERING



- Electron travels $S \rightarrow D$ without scattering, can derive IV from E(k)
- High-k roughness/non-epitaxial interface, $L_g < 30nm$
- Independent of $L_g \rightarrow$ except short channel effects







How to Increase $g_{m,i}$? Look to Ballistic FET Theory

$$\frac{I_D}{W_g} = (C_{GS}[V_G - V_T]) \left(\frac{8\hbar}{3m^*\sqrt{q\pi}}\right) \sqrt{(C_{GS}[V_G - V_T])}$$

$$Only "knob" is C_{GS}$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \propto \sqrt{(C_{GS}[V_G - V_T])}$$

- Electron travels $S \rightarrow D$ without scattering, can derive IV from E(k)
- High-k roughness/non-epitaxial interface, $L_q < 30nm$
- Independent of $L_g \rightarrow$ except short channel effects







Traditional FET Scaling Laws (Now Broken)

FET parameter	change
gate length	decrease 2:1
current density (mA/mm)	increase 2:1
specific transconductance (mS/mm)	increase 2:1
transport mass	constant
2DEG electron density	increase 2:1
gate-channel capacitance density	increase 2:1
dielectric equivalent thickness	decrease 2:1
channel thickness	decrease 2:1
channel state density	increase 2:1
contact resistivities	decrease 4:1







FET Scaling Laws (Now Broken)

Wave function has "thickness"



FET parameter	change
gate length	decrease 2:1
current density (mA/mm)	increase 2:1
specific transconductance (mS/mm)	increase 2:1
transport mass	constant
2DEG electron density	increase 2:1
gate-channel capacitance density	increase 2:1
dielectric equivalent thickness	decrease 2:1
channel thickness	decrease 2:1
channel state density	increase 2:1
contact resistivities	decrease 4:1







FET Scaling Laws (Now Broken)

Wave function has "thickness"





FET parameter	change
gate length	decrease 2:1
current density (mA/mm)	increase 2:1
specific transconductance (mS/mm)	increase 2:1
transport mass	constant
2DEG electron density	increase 2:1
gate-channel capacitance density	increase 2:1
dielectric equivalent thickness	decrease 2:1
channel thickness	decrease 2:1
channel state density	increase 2:1
contact resistivities	decrease 4:1







FET Scaling Laws (Now Broken)









change

FET Scaling Laws (Now Broken)

FET parameter

carrent activity (i	
specific transcond	
transport mass	
2DEG electron de	
gate-channel capa	
dielectric ec	D
channel thic	
channel stat	N+
contact resistivitie	

gate length decrease 2:1 current density (mA/mm) increase 2:1 ductance (mS/mm) increase 2:1 constant ensity increase 2:1 acitance density increase 2:1 quivalent thickness decrease 2:1 decrease 2:1 ckness te density increase 2:1 decrease 4:1 es

Difficult to scale g_m as t_{ox} and L_g near minimum + other C_{GS} contributors

Highly scaled MOSFETs have large C_{end} due to packing density



- vertical S/D spacer
- low-K dielectric spacer
- high-K gate dielectric









channel barrier

- vertical S/D spacer
- low-K dielectric spacer
- high-K gate dielectric

FET Scaling Laws (Now Broken)

gate length

FET parameter

change

decrease 2.1

What about HEMTs ?

2DEG electron density	increase 2:1
gate-channel capacitance density	increase 2:1
dielectric equivalent thickness	decrease 2:1
channel thickness	decrease 2:1
channel state density	increase 2:1
contact resistivities	decrease 4:1

Difficult to scale g_m as t_{ox} and L_g near minimum + other C_{GS} contributors

Highly scaled MOSFETs have large C_{end} due to packing density







Towards faster HEMTs

Scaling limit: Gate Insulator Thickness

- HEMT: InAlAs barrier: tunneling, thermionic leakage
 - CBO ~ 0.5eV to InGaAs
- **Solution:** replace InAlAs with high-K dielectric
 - CBO > 3.0eV to InGaAs
- Target: 2nm ZrO₂ (ε_r =25) vs. 5nm InAlAs (ε_r =12) : adequately low leakage
 - 70% improvement of C_{g-ch}









Towards faster HEMTs

Scaling limit: Gate Insulator Thickness

- **HEMT:** InAlAs barrier: tunneling, thermionic leakage
 - CBO ~ 0.5eV to InGaAs
- **Solution:** replace InAlAs with high-K dielectric
 - CBO > 3.0eV to InGaAs
- Target: 2nm ZrO₂ (ε_r =25) vs. 5nm InAlAs (ε_r =12) : adequately low leakage
 - 70% improvement of C_{g-ch}

Scaling limit: Wide E_g beneath S/D

- **HEMT:** InAlAs barrier is **under** N+ source/drain
 - $\sim 100 \ \Omega \cdot \mu m$ in R_S
- Solution: regrowth, place N+ layer on InAs channel
 - No barrier between S/D and channel
- Target: Removes $100 \ \Omega \cdot \mu m$ from $g_{m,e} = 3 \ mS/\mu m$
 - ~30% improvement in $g_{m,e}$











Summary









- **1. MOS-HEMT Introduction**
 - Beyond 5G Application
 - Design Challenges
 - Proposed InAs/InP MOS-HEMT Design
- 2. THz Transistor "Pieces"
 - Fabrication Process
 - High-k Quality
 - Modulation Doped Access Regions
 - $f_{\tau} = 480 \ GHz$ MOS-HEMT demonstration

3. Template Assisted Selective Epitaxy (TASE) Introduction

- Heterogenous Integration & Heterojunction Turning
- Design Challenges & Fabrication Process

4. TASE Examples

- Homo-epitaxy
- Hetero-epitaxy

5. Conclusions







Regrowth Reversal Process









Need Pieces First

Major Components:

1. High quality gate oxide (ZrO₂)

- a) Varistha Chopattana. PhD Dissertation, UCSB, 2016.
- b) Sanghoon Lee. PhD Dissertation, UCSB, 2014.
- c) Cheng-Ying Huang. PhD Dissertation, UCSB, 2015.
- d) Hsin-Ying Tseng *et al.* DRC, paper 2019.

2. Modulation doped access region

- a) H.B. Jo et al. Appl. Phys. Express vol. 12, 2019.
- b) Simoné Growth / Klamkin Group InP MOCVD

3. RF Process All Together

a) J. Wu *et al.* IEEE EDL vol. 39, No. 4, 2018.

9 cycles TMA + N* \ 100W - 300C ~35 cycles TEMAZ + H₂O - 300C

Channel Material	Minimum SS
InAs [1a,1b]	61 mV/dec
InGaAs [1c]	63 mV/dec
InP / InGaAs [1c]	67 mV/dec
InP [1d]	71 mV/dec











• Pinch off and SS mostly convoluted with S/D leakage \rightarrow parallel conduction in etch stop

- Excellent gate leakage ($I_g < 10 \text{ pA}/\mu\text{m}$ for T-Gate devices, $L_{foot} < 200 \text{nm}$)
- Ion ~ 1 mA/ μ m and peak g_{m,e} = 2.3 mS/ μ m \rightarrow <u>EXCELLENT</u> given thick channel & high-k³⁴





 10^{3}

10³



RF MOSFET

$L_g = 22 nm$, $W_g = 20 \mu m$ RF Results – Ch3-L1G2SD3



	Ch3-L1G2SD3
Lg	22 nm
W _g	40 µm
g _{m,e} (DC)	2.33 mS/µm
g _{m,e} (1 GHz)	2.65 mS/µm
f _t	480 GHz
f _{max}	170 GHz

Poor f_{max} due to gate resistance \rightarrow T-Gate Necking



JUMP

RF MOSFET

Ch3-L1G2SD3 – Device Comparison



RF measurements & graphs courtesy of Matt Guidry



ELECTRICAL AND COMPUTER ENGINEERING

	22 nm	60nm
L _{foot}	74 nm	100nm
Wg	40 µm	40 µm
f _t	482 GHz	397 GHz
f _{max}	202 GHz	450 GHz

- Do not pay attention to actual numbers \rightarrow poor calibration ISS and bad probes
- Gate resistance is limiting factor on this run







What we are working on...

Parameter	Quantity
g _{m,i} (t _{ch} = 4nm)	4 mS/μm
R _C	10 Ω•μm
R _N	10 Ω•μm
RL	10 Ω•μm
R _A	0 Ω•μm
g _{m,e}	3.57 mS/μm
C _{OX} (t _{OX} = 2nm, t _{int} = 1nm)	1.34 fF/μm
C _{DOS}	0.80 fF/μm
C _{QW}	1.63 fF/μm
C _{GS,Fringe} (from NTT)	0.40 fF/μm
C _{GD,Fringe} (from NTT)	0.10 fF/μm
f _t	896 GHz
f _{max}	1045 GHz









- 1. MOS-HEMT Introduction
 - Beyond 5G Application
 - Design Challenges
 - Proposed InAs/InP MOS-HEMT Design
- 2. THz Transistor "Pieces"
 - Fabrication Process
 - High-k Quality
 - Modulation Doped Access Regions
 - $f_{\tau} = 480 \ GHz$ MOS-HEMT demonstration

3. Template Assisted Selective Epitaxy (TASE) Introduction

- Heterogenous Integration & Heterojunction Turning
- Design Challenges & Fabrication Process
- 4. TASE Examples
 - Homo-epitaxy
 - Hetero-epitaxy
- 5. Conclusions







What is TASE?

Standard approach:

Devices generally fabricated beginning with planar epitaxial layers

Source Drain Channel **Back Barrier** dielectric dielectric substrate substrate

New approach: Template Assisted Selective Epitaxy

- Orientation and thickness defined by template
- Selective growth occurs laterally
- Confined in template of dielectric material









- Growth via MOCVD selectively initiates at the substrate and proceeds laterally
- Gives in-plane heterojunctions
- Can trap defects with box edges enabling monolithic integration









Why is it useful?

High I_{on} Triple HJ Tunnel FET



- Simple post-growth process flow
- Lateral gating and VLSI compatible processing
- Channel thickness controlled by template







Why is it useful?



- Simple post-growth process flow
- Lateral gating and VLSI compatible processing
- Channel thickness controlled by template

Regrown Extrinsic Base HBT



$$f_{\rm max} \cong \sqrt{f_{\tau}/8\pi R_{bb}C_{cbi}}$$

- Simultaneous optimization of intrinsic device materials and extrinsic device materials
- Enables reduction in R_{bb} (optimize contacts)
- Simultaneous reduction in C_{cb} (buried oxide)





Communications sensing terahertz

Why is it useful?

ELECTRICAL AND COMPUTER ENGINEERING

Heterogenous Integration: III/V on Si (IBM Zurich)

Confined Epitaxial Lateral Overgrowth (CELO): A Novel Concept for Scalable Integration of CMOS-compatible InGaAs-on-insulator MOSFETs on Large-Area Si Substrates

L. Czornomaz, E. Uccelli, M. Sousa, V. Deshpande, V. Djara, D. Caimi, M. D. Rossell^{*}, R. Erni^{*} and J. Fompeyrine IBM Research GmbH Zürich Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland (*) EMPA, Electron Microscopy Center, Uberlandstrasse 129, 8600 Dübendorf, Switzerland

Published Online: June 1998 Accepted: September 1989

Novel technique for Si epitaxial lateral overgrowth: Tunnel epitaxy

Appl. Phys. Lett. 55, 2205 (1989); https://doi.org/10.1063/1.102061

Atsushi Ogura and Yuki Fujimoto

THEE ELECTRON DEVICE LETTERS, VOL. 11, NO. 5, MAY 1990
Confined Lateral Selective Epitaxial Growth of Silicon for Device Fabrication
PETER J. SCHUBERT, STUDENT MEMBER, TEEE, AND GEROLD W. NEUDECK, FELLOW, TEEE

Selective area growth of III–V nanowires and their heterostructures on silicon in a nanotube template: towards monolithic integration of nano-devices

Pratyush Das Kanungo¹, Heinz Schmid¹, Mikael T Björk², Lynne M Gignac³, Chris Breslin³, John Bruley³, Cedric D Bessire¹ and Heike Riel¹ ¹ IBM Research—Zurich, Säunerstrave 4, 8803 Rüschilkon, Switzerland ² Oykano AB. Scheelevagen 17, Jelon Science Park, SE 22370 Lund, Sweden ³ IBM Research—Wasen, Yarkown Heithst, NY 10984, USA

Monolithic integration of multiple III-V semiconductors on Si for MOSFETs and TFETs

H. Schmid, D. Cutaia, J. Gooth, S. Wirths, N. Bologna^{*}, K. E. Moselund and H. Riel IBM Research - Zurich, Säumerstrasse 4, 8803 Rüschlikon, Switzerland, email: <u>sih@zurich.ibm.com</u> ^{*}EMPA, Electron Microscopy Center, 8600 Dübendorf, Switzerland



- Can integrate multiple material systems on single wafer
- Demonstration of MOSFETs and gain material promising







Fabrication Process

















Design Considerations (III-V)

1. Growth Selectivity

• Not all oxides are created equal, chose wisely









Design Considerations (III-V)

TRICAL AND COMPUTER ENGINEERING

- 1. Growth Selectivity
 - Not all oxides are created equal, chose wisely
- 2. Growth Window Definition
 - Exposing surfaces to ion damage is bad for growth
 - May need very small opening \rightarrow dry etch \rightarrow etch stop, careful while stripping











Design Considerations (III-V)

- 1. Growth Selectivity
 - Not all oxides are created equal, chose wisely
- 2. Growth Window Definition
 - Exposing surfaces to ion damage is bad for growth
 - May need very small opening \rightarrow dry etch \rightarrow etch stop, careful while stripping

3. Sacrificial Layer

- Defines cavity geometry/edges
- Must be easily/selectively removed (resist or Si)











Design Considerations (III-V)

- 1. Growth Selectivity
 - Not all oxides are created equal, chose wisely
- 2. Growth Window Definition
 - Exposing surfaces to ion damage is bad for growth
 - May need very small opening \rightarrow dry etch \rightarrow etch stop, careful while stripping
- 3. Sacrificial Layer
 - Defines cavity geometry/edges
 - Must be easily/selectively removed (resist or Si)
- 4. Characterization
 - How to determine what is good and bad
 - Simple electrical tests are not as simple due to parasitic growth









Communications sensing terahertz

PECVD SiO2

ALD SiO2

Design Considerations (III-V)

1. Growth Selectivity



• Simple electrical tests are not as simple due to parasitic growth

5. Top oxide \rightarrow defines selectivity & cavity when empty \rightarrow can we process?







Design Considerations (III-V)

Top Oxide: What happens to your cavity during growth (600°C)?



Temperature cycles, oxide chemistry, and mechanical rigidity all come into play Must pay very close attention to your (top) oxide \rightarrow before, during, and after







- 1. MOS-HEMT Introduction
 - Beyond 5G Application
 - Design Challenges
 - Proposed InAs/InP MOS-HEMT Design
- 2. THz Transistor "Pieces"
 - Fabrication Process
 - High-k Quality
 - Modulation Doped Access Regions
 - $f_{\tau} = 480 \ GHz$ MOS-HEMT demonstration
- 3. Template Assisted Selective Epitaxy (TASE) Introduction
 - Heterogenous Integration & Heterojunction Turning
 - Design Challenges & Fabrication Process
- 4. TASE Examples
 - Homo-epitaxy
 - Hetero-epitaxy
- 5. Conclusions





ELECTRICAL



Homo-epitaxy: InP / InP

ENGINEERING

• Easiest place to start \rightarrow how do things grow inside boxes?







Homo-epitaxy: InP / InP – Growth Dynamics



- Facets controlled by growth conditions (Temperature & V/III ratio \rightarrow use low P)
- Increasing cavity thickness and width increases growth rate
- Decreasing cavity length and pitch (packing density) increases growth rate
- Control/uniformity/reproducibility are always challenging





Communications sensing terahertz

Homo-epitaxy: InP / InP – Quantum Wells

ELECTRICAL AND COMPUTER ENGINEERING



- Pseudomorphic GaAs and InAs quantum wells
- Atomically abrupt interfaces
- Often issues with missing HJs, inconsistent well width







Homo-epitaxy: InP / InP – Quantum Wells



- Pseudomorphic GaAs and InAs quantum wells
- Atomically abrupt interfaces
- Often issues with missing HJs, inconsistent well width

- Example of 3HJ-TFET design
- Strain compensated 3HJ (GaAs = tensile, InAs compressive)

GaAs

InAs

Top oxide







Homo-epitaxy: InP / InP – Quantum Wells

ELECTRICAL AND COMPUTER ENGINEERING

Strained Single Quantum Wells

<u>Material:</u> InAs and GaAs <u>Device:</u> LED or LASER <u>Application:</u> Displays, commun.











Homo-epitaxy: InP / InP – Quantum Wells

Strained Single Quantum Wells

Super Lattice

<u>Material:</u> InAs and GaAs <u>Device:</u> LED or LASER <u>Application:</u> Displays, commun. <u>Material:</u> InGaAs/InP superlattice <u>Device:</u> Superlattice FET <u>Application:</u> Low Power Logic

oxide

oxide

nGaAs











Homo-epitaxy: InP / InP – Quantum Wells

Strained Single Quantum Wells

Material: InAs and GaAs Device: LED or LASER Application: Displays, commun.

Super Lattice

Material: InGaAs/InP superlattice **Device:** Superlattice FET Application: Low Power Logic

Triple Heterojunction

Material: InP/InAs/GaAs/InP **Device: 3HJ TFET Application: Low Power Logic**







InP

5 nm













Hetero-epitaxy: InP / SOI

- Nucleation is harder \rightarrow severe lattice mismatch
- Tricks that work for selective area growth with large fill factor (low temperature nucleation) unlikely to work for TASE









Hetero-epitaxy: InP / SOI & Si













Communications sensing terahertz

Hetero-epitaxy: InP / Si

- Single point nucleation appears easier
- Currently working to scale up to ASML
 - Higher packing density
 - Higher throughput
 - Lower cost
 - If needed, 1st litho step (seed) can be done by EBL









Conclusions

MOS-HEMT:

- Demonstration of process, minor tweaks for big wins 1.
- Bottom up process gives some process freedom compared to top down 2.
- 3. <u>T-Gates (alignment & filling) are **TOUGH...**</u>

TASE:

- Opens a new degree of freedom in device design 1.
- 2. Heterogenous integration on Si (electronics) and SOI (photonics)
- Processing (very sensitive) + Growth (very sensitive) = VERY SENSITIVE 3.





m Sen 7

[er







Acknowledgements

Professors: Prof. Mark Rodwell, Prof. Jonathan Klamkin, Prof. Chris Palmstrom

Funding Support: SRC, DARPA, NSF (ComSenTer, JUMP, E2CDA)

Rodwell Team: (Past and Present)

- <u>Device</u>: Hsin-Ying Tseng, Yihao Fang, and Jun Wu
- Circuits: Arda Şimşek, Ahmed Samir, Ali Farid, Utku Soylu, Rob Mauer
- <u>Past/Administrative</u>: Cheng-Ying Huang, Sanghoon Lee, Andy Carter, Prateek Choudhary, Johann Rode, Miguel Urteaga, Audra Pierce

<u>MOCVD Growth:</u> Simoné Tommaso Šuran Brunelli, Bei Shi, Klamkin Group, Palmstrom Group

Characterization: Aranya Goswami, Palmstrom Group

Special Thanks: Cleanroom Staff and MOCVD Staff

















References

- 1. X. Mei *et al.* "First Demonstration of Amplification at 1 THz Using 25-nm InP High Electron Mobility Transistor Process," *IEEE EDL*, vol. 36, no. 4, April 2015.
- 2. W. R. Deal *et al.* "InP HEMT Integrated Circuits operating above 1,000 GHz," *IEEE IEDM*, 2016.

- H. B. Jo et al. "L_g = 25nm InGaAs/InAlAs high-electron mobility transistors with both f_t and f_{max} in excess of 700 GHz," Appl. Phys. Express, vol. 12, March 2019.
- J. Wu *et al.* "L_g = 30nm InAs channel MOSFETs Exhibiting f_{max} = 410 GHz and f_t = 357 GHz," *IEEE EDL*, vol. 39, no. 4, April 2018
- 5. S. Lee *et al.* "High performance raised source/drain InAs/In0.53Ga0.47As channel metal-oxide-semiconductor field-effect-transistors with reduced leakage using a vertical spacer," *Appl. Phys. Lett.*, vol. 103, 2013
- 6. S. Lee *et al.* "Record Ion (0.5 mA/μm at VDD = 0.5 V and Ioff = 100 nA/μm) 25nm-Gate-Length ZrO2/InAs/InAIAs MOSFETs," *Symposium on VLSI Technology Digest of Technical Papers*, 2014.
- 7. S. Lee "Design, Fabrication, and Characterization of High Performance III-V nMOSFETs for VLSI Beyond Si-CMOS Scaling Limit," *Doctoral Dissertation*, University of California Santa Barbara, Santa Barbara, 2014.
- 8. C. Y. Huang "III-V Ultra-Thin-Body InGaAs/InAs MOSFETs for Low Standby Power Logic Applications," *Doctoral Dissertation*, University of California Santa Barbara, Santa Barbara, 2015.
- 9. V. Chobpattana "Highly Scaled High Dielectric Constant Oxides on III-V CMOS with Low Interface Trap and Low Leakage Densities," *Doctoral Dissertation*, University of California Santa Barbara, Santa Barbara, 2016.







Design Considerations

1. Growth Selectivity -> Inherently low fill factor, don't want material nucleating where its not supposed to

PECVD SiO2









Design Considerations

2. Growth Window Definition → Don't want to damage interface before growth, can cause poor initiation
HF + PEII Strip





HF + Gasonics Strip







Design Considerations

- 3. Post-processing → Need to be able to make devices!
 - Parasitic growth makes lift-off difficult → ruins resist profile
 - Growth on alignment mark edges makes alignment difficult

