Unaxis VLR Etch - Process Control Data

From UCSB Nanofab Wiki
Revision as of 20:09, 15 April 2022 by John d (talk | contribs) (added WorkInProgress, example table rows)
Jump to navigation Jump to search
UnderConstruction.jpg

Work In Progress

This article is still under construction. It may contain factual errors. Content is subject to change.


Data - InP Ridge Etch (Unaxis VLR)

PECVD SiO2 hardmask, patterned on Stepper #2 (AutoStep 200) & Panasonic ICP #1

InP Ridge Etch: TO BE ADDED

Sample Size: EXAMPLE: 1x1cm, ~30-40% SiO2 masking (NingC's pattern). Silicon carrier, no adhesive.

Date Sample# Etch Rate (nm/min) Etch Selectivity (InP/SiO2) Comments SEM Images
1/26/22 EXAMPLE ONLY ~400nm 240 nm left ~30-40% SiO2 masking (NingC's pattern)