Dry Etching Recipes: Difference between revisions

Content deleted Content added

Inline

Latest revision as of 18:30, 5 August 2026

See above linked page for process control data (dep rate/stress etc. over time), for a selection of often-used dry etches

The Key/Legend for this table's A...R6 values is at the bottom of the page.

Processes in the table above are ranked by their "Process Maturity Level" as follows:

Process Level	Description of Process Level Ranking
A	Process Allowed and materials available but never done
R1	Process has been ran at least once
R2	Process has been ran and procedure is documented
R3	Process has been ran, procedure is documented, and data is available
R4	Process has a documented procedure with regular (≥4x per year) data no in-Situ control available
R5	Process has a documented procedure with regular (≥4x per year) data and in-Situ control available
R6	Process has a documented procedure and control charts/limits available. Controlled process.

@@ Line 232: / Line 232: @@
 |
 |
-|[[ICP Etching Recipes#High Rate Bosch Etch (DSEIII)|R6]], [[ICP Etching Recipes#Analogous FICP Recipes (DSEiii)|R3]]
+|[[ICP Etching Recipes#High Rate Bosch Etch (DSEIII)|R6]], [[ICP Etching Recipes#Silicon: Single-Step, Low Etch Rate, Smooth Sidewall Process (DSEIII)|R3]]
 |[[ICP Etching Recipes#Si Etch Recipes (Fluorine ICP Etcher)|R6]]
 |
@@ Line 484: / Line 484: @@
 |
 |R1
+|-
+!Hf
+|
+|
+|
+|
+|
+|
+|R2
+|
+|
+|
+|
+|
+|
+|
 |- bgcolor="#ffffff"
 ! bgcolor="#d0e7ff" align="center" |InGaAlAs
@@ Line 540: / Line 556: @@
 |
 |
-|
+|R1
 |
 |
@@ Line 553: / Line 569: @@
 |
 |
-|
+|R1
 |
 |
@@ Line 632: / Line 648: @@
 |
 |
-|[[ICP Etching Recipes#Analogous FICP Recipes (DSEiii)|R3]]
+|[[ICP Etching Recipes#SiO2 Etch (DSEiii)|R3]]
 |[[ICP Etching Recipes#SiO2 Etch Recipes (Fluorine ICP Etcher)|R6]]
 |{{rl|ICP Etching Recipes|SiO2 Etching (Panasonic 1)}}
@@ Line 779: / Line 795: @@
 |
 |
-|
+|R1
 |
 |