ICP Etching Recipes: Difference between revisions

From UCSB Nanofab Wiki
Jump to navigation Jump to search
No edit summary
No edit summary
Line 1: Line 1:
{{recipes|Dry Etching}}
{{recipes|Dry Etching}}


=[[DSEIII_(PlasmaTherm/Deep_Silicon_Etcher))]]=
=[[DSEIII_(PlasmaTherm/Deep_Silicon_Etcher)]]=
==High Rate Bosch Etch (Si Deep RIE)==
==High Rate Bosch Etch (Si Deep RIE)==
*[[media:10-Si_Etch_Bosch_DSEIII.pdf|Bosch Process]]
*[[media:10-Si_Etch_Bosch_DSEIII.pdf|Bosch Process]]

Revision as of 22:12, 6 November 2017

Back to Dry Etching Recipes.

DSEIII_(PlasmaTherm/Deep_Silicon_Etcher)

High Rate Bosch Etch (Si Deep RIE)

Si Deep RIE (PlasmaTherm/Bosch Etch)

Bosch and Release Etch (Si Deep RIE)

  • Bosch and Release Processes
    • Ideal for deep (>>1µm), vertical etching of Silicon. Through-wafer etches are possible (requires carrier wafer).
    • Etch rate depends on area of exposed silicon being etched.
    • Al2O3 mask (ALD or Sputter) has >9000:1 selectivity
    • SiO2 (PECVD) mask has ~100:1 selectivity
    • Thermal SiO2 has ~300:1 selectivity.

Single-step Si Etching (not Bosch Process!) (Si Deep RIE)

ICP Etch 1 (Panasonic E626I)

SiO2 Etching (Panasonic 1)

SiNx Etching (Panasonic 1)

Al Etch (Panasonic 1)

Cr Etch (Panasonic 1)

Ti Etch (Panasonic 1)

W-TiW Etch (Panasonic 1)

GaAs-AlGaAs Etch (Panasonic 1)

GaN Etch (Panasonic 1)

SiC Etch (Panasonic 1)

Sapphire Etch (Panasonic 1)

ICP Etch 2 (Panasonic E640)

Recipes starting points for materials without processes listed can be obtained from Panasonic1 recipe files. The chambers are slightly different, but essentially the same, requiring only small program changes to obtain similar results.

SiO2 Etching (Panasonic 2)

SiNx Etching (Panasonic 2)

Al Etch (Panasonic 2)

GaAs Etch (Panasonic 2)

ICP-Etch (Unaxis VLR)

GaAs-AlGaAs Etch (Unaxis VLR)

InP-InGaAs-InAlAs Etch (Unaxis VLR)

GaN Etch (Unaxis VLR)

GaSb Etch (Unaxis VLR)